Senior Capstone Design

Project: Hardware in the Loop Design

Primary Author: David Lowe

Team: Simulation Sages

Date:

10/29/2020

Design Validation Plan & Results (DVP&R)

Requirement	Test	Test Subject	Target Date	Result	Recommendation
Compiled RSCAD model of IEEE 13	Model runs on RTDS	Power System RSCAD model	11/20/20		
bus power System with 3 PV					
Inverters Connected.					
Controlled power output for each	Run model on RTDS and adjust	Power System RSCAD model	12/4/20		
PV inverter.	power output controls in real time				
	and verify the power readings are				
	changing for specific busses.				
PV inverter control through SEL	Run Model on RTDS and adjust PV	Power System RSCAD model and	1/29/21		
RTAC	inverter inputs. Verify the RTAC	SEL RTAC.			
	adjusts PV controls as planned.				
Functional RTAC HMI	Run model on RTDS and use HMI	Power System RSCAD model and	2/19/20		
	to manually adjust PV inverter	SEL RTAC HMI.			
	controls in real time.				
Lab procedure documentation is	Invite a EE student to go through	Lab procedure document	3/26/20		
clear and usable for power	the procedure in the lab with the				
students.	equipment and give feedback.				